Vygenerované: This term refers to a type of digital logic gate that produces an output which is false only if all its inputs are true. It is commonly used in electronics and computer engineering.